Browsing Library by Author "Mishra, Rohitshankar Vijay Shankar V"
Now showing items 1-1 of 1
-
A Dynamic Multi-Threaded Queuing Mechnism for Reducing the Inter-Process Communication Latency on Multi-Core Chips
Mishra, Rohitshankar Vijay Shankar V; 0000-0002-5754-6894 (2019-08-12)Reducing latency in Inter-Process Communication (IPC) is one of the key challenges in multi-threaded applications in multi-core environments. High latencies can have serious impact on the performance of an application when ...