ATTENTION: The works hosted here are being migrated to a new repository that will consolidate resources, improve discoverability, and better show UTA's research impact on the global community. We will update authors as the migration progresses. Please see MavMatrix for more information.
Show simple item record
dc.contributor.advisor | Agonafer, Dereje | |
dc.creator | Conjeevaram, Bhavna | |
dc.date.accessioned | 2017-02-14T16:40:55Z | |
dc.date.available | 2017-02-14T16:40:55Z | |
dc.date.created | 2016-12 | |
dc.date.issued | 2016-12-20 | |
dc.date.submitted | December 2016 | |
dc.identifier.uri | http://hdl.handle.net/10106/26438 | |
dc.description.abstract | Failure analysis and its effects are major reliability concerns in electronic packaging. More accurate fatigue life prediction can be obtained after the consideration of all affecting loads on the electronic devices. When an electronic device is turned OFF and then turned ON multiple times, it creates a loading condition called Power Cycling. The die is the main heat source causing non-uniform temperature distribution. The solder ball reliability assessment of wafer level chip scale package (WLCSP) is done through computational methods such as Finite element analysis. WLCSPs use wafer level package technology which is an extension of the Wafer Fab process, where the final device is a die with an array pattern of the solder interconnects.
In this paper, the reliability of solder balls is determined by subjecting the board to Power Cycling and estimating the stress and failures. The mismatch in Coefficient of Thermal Expansion (CTE) between components used in WLCSP and the non-uniform temperature distribution between them, leads to the deformation of the package. Analysis is done on different thicknesses of the board to study its effect on reliability. | |
dc.format.mimetype | application/pdf | |
dc.language.iso | en_US | |
dc.subject | Power cycling | |
dc.subject | WLCSP | |
dc.subject | Reliability | |
dc.title | Solder Ball Reliability Assessment of Wafer Level Chip Scale Package (WLCSP) Through Power Cycling | |
dc.type | Thesis | |
dc.degree.department | Mechanical and Aerospace Engineering | |
dc.degree.name | Master of Science in Mechanical Engineering | |
dc.date.updated | 2017-02-14T16:41:59Z | |
thesis.degree.department | Mechanical and Aerospace Engineering | |
thesis.degree.grantor | The University of Texas at Arlington | |
thesis.degree.level | Masters | |
thesis.degree.name | Master of Science in Mechanical Engineering | |
dc.type.material | text | |
Files in this item
- Name:
- CONJEEVARAM-THESIS-2016.pdf
- Size:
- 2.469Mb
- Format:
- PDF
This item appears in the following Collection(s)
Show simple item record