Search
Now showing items 1-1 of 1
3D Interconnects For Die And Wafer Stacks
(Electrical Engineering, 2007-08-23)
3D integration results from the ever demanding trend towards smaller and lower-profile, lighter and lower cost packaged devices requires further package miniaturization. With the present System-on-chip (SOC) technology ...